

## DM54LS95B/DM74LS95B 4-Bit Right/Left Shift Register


### General Description

The 'LS95B is a 4-bit shift register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH-to-LOW transition of the appropriate clock input.

### Features

- Synchronous, expandable shift right
- Synchronous shift left capability
- Synchronous parallel load
- Separate shift and load clock inputs


### Connection Diagram



TL/F/10175-1

Order Number **DM54LS95BJ, DM54LS95BN, DM74LS95BM or DM74LS95BN**  
See NS Package Number **J14A, M14A, N14A or W14B**

### Logic Symbol



V<sub>CC</sub> = Pin 14  
GND = Pin 7

TL/F/10175-2

Pin Names	Description
$\overline{CP1}$	Serial Clock Input (Active Falling Edge)
$\overline{CP2}$	Parallel Clock Input (Active Falling Edge)
D <sub>S</sub>	Serial Data Input
P0-P3	Parallel Data Inputs
PE	Parallel Enable Input (Active HIGH)
Q0-Q3	Parallel Outputs

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS	−55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions $V_{CC} = +5.0V, T_A = +25^\circ C$

Symbol	Parameter	DM54LS95			DM74LS95			Units
		Min	Nom	Max	Min	Nom	Max	
$V_{CC}$	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$	High Level Input Voltage	2			2			V
$V_{IL}$	Low Level Input Voltage			0.7			0.8	V
$I_{OH}$	High Level Output Current			−0.4			−0.4	mA
$I_{OL}$	Low Level Output Current			4			8	mA
$T_A$	Free Air Operating Temperature	−55		125	0		70	°C
$t_s$ (H)	Setup Time HIGH or LOW	20			20			ns
$t_s$ (L)	$D_S$ or Pn to $\overline{CPn}$	20			20			ns
$t_h$ (H)	Hold Time HIGH or LOW	10			10			ns
$t_h$ (L)	$D_S$ or Pn to $\overline{CPn}$	10			10			ns
$t_w$ (H)	$\overline{CPn}$ Pulse Width HIGH	20			20			ns
$t_{en}$ (L)	Enable Time LOW, PE to $\overline{CP1}$	25			25			ns
$t_{inh}$ (H)	Inhibit Time HIGH, PE to $\overline{CP1}$	20			20			ns
$t_{en}$ (H)	Enable Time HIGH, PE to $\overline{CP2}$	25			25			ns
$t_{inh}$ (L)	Inhibit Time LOW, PE to $\overline{CP2}$	20			20			ns

## Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
$V_I$	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$			-1.5	V
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}$	DM54 2.5	3.4		V
			DM74 2.7	3.4		
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{IH} = \text{Min}$	DM54	0.25	0.4	V
			DM74	0.35	0.5	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74	0.25	0.4	
$I_I$	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$ $V_I = 10\text{V}$	DM74 DM54		0.1	mA
	PE Input	$V_{CC} = \text{Max}, V_I = 7\text{V}$ $V_I = 10\text{V}$	DM74 DM54		200	$\mu\text{A}$
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu\text{A}$
	PE Input	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			40	$\mu\text{A}$
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
	PE Input	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.8	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 2)	DM54 DM74	-20	-100	mA
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$			21	mA

**Note 1:** All typicals are at  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ .

**Note 2:** Not more than one output should be shorted at a time, and the duration should not exceed one second.

## Switching Characteristics

$V_{CC} = +5.0\text{V}, T_A = +25^\circ\text{C}$

Symbol	Parameter	$R_L = 2 \text{ k}\Omega$ $C_L = 15 \text{ pF}$		Units
		Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output		27	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output		27	ns
$f_{\text{max}}$	Maximum Shift Frequency	30		MHz

## Functional Description

The '95 is a 4-bit shift register with serial and parallel synchronous operating modes. It has a Serial ( $D_S$ ) and four Parallel (P0–P3) Data inputs and four Parallel Data outputs (Q0–Q3). The serial or parallel mode of operation is controlled by a Parallel Enable input (PE) and two Clock inputs,  $\overline{CP1}$  and  $\overline{CP2}$ . The serial (right-shift) or parallel data transfers occur synchronous with the HIGH-to-LOW transition of the selected clock input.

When PE is HIGH,  $\overline{CP2}$  is enabled. A HIGH-to-LOW transition on enabled  $\overline{CP2}$  transfers parallel data from the P0–P3 inputs to the Q0–Q3 outputs. When PE is LOW,  $\overline{CP1}$  is

enabled. A HIGH-to-LOW transition on enabled  $\overline{CP1}$  transfers the data from Serial input ( $D_S$ ) to Q0 and shifts the data in Q0 to Q1, Q1 to Q2, and Q2 to Q3 respectively (right-shift). A left-shift is accomplished by externally connecting Q3 to P2, Q2 to P1, and Q1 to P0, and operating the '95 in the parallel mode (PE = HIGH). For normal operation, PE should only change states when both Clock inputs are LOW. However, changing PE from LOW to HIGH while  $\overline{CP2}$  is HIGH, or changing PE from HIGH to LOW while  $\overline{CP1}$  is HIGH and  $\overline{CP2}$  is LOW will not cause any changes on the register outputs.

Mode Select Table

Operating Mode	Inputs					Outputs			
	PE	$\overline{CP1}$	$\overline{CP2}$	$D_S$	Pn	Q0	Q1	Q2	Q3
Shift	L		X	l	X	L	q0	q1	q2
	L		X	h	X	H	q0	q1	q2
Parallel Load	H	X		X	pn	p0	p1	p2	p3
Mode Change		L	L	X	X	No Change			
		L	L	X	X	No Change			
		H	L	X	X	No Change			
		H		X	X	Undetermined			
		L	H	X	X	Undetermined			
		L	H	X	X	No Change			
		H	H	X	X	Undetermined			
		H	H	X	X	No Change			

l = LOW Voltage Level one set-up time prior to the HIGH-to-LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH-to-LOW clock transition.

pn = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial






FIGURE A

TL/F/10175-3

# Logic Diagram






**Physical Dimensions** inches (millimeters)



**14-Lead Ceramic Dual-In-Line Package (J)**  
**Order Number DM54LS95BJ**  
**NS Package Number J14A**



J14A (REV G)

**Physical Dimensions** inches (millimeters) (Continued)





M14A (REV H)

**14-Lead Small Outline Molded Package (M)**  
**Order Number DM74LS95BM**  
**NS Package Number M14A**



OPTION 1


OPTION 02



N14A (REV P)

**14-Lead Molded Dual-In-Line Package (N)**  
**Order Number DM74LS95BN**  
**NS Package Number N14A**

**Physical Dimensions** inches (millimeters) (Continued)



**14-Lead Ceramic Flat Package (W)**  
**Order Number DM54LS95BW**  
**NS Package Number W14B**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 1111 West Bardin Road  
 Arlington, TX 76017  
 Tel: 1(800) 272-9959  
 Fax: 1(800) 737-7018

**National Semiconductor Europe**  
 Fax: (+49) 0-180-530 85 86  
 Email: cnjwge@tevm2.nsc.com  
 Deutsch Tel: (+49) 0-180-530 85 85  
 English Tel: (+49) 0-180-532 78 32  
 Français Tel: (+49) 0-180-532 93 58  
 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
 19th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
 Tel: 81-043-299-2309  
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.